## AMENDMENTS TO THE CLAIMS:

This listing of claims will replace all prior versions, and listings, of claims in the application:

## LISTING OF CLAIMS:

1. (currently amended) A method of pipelined processing of a data packet (100,315) in a processing means (700) comprising at least two processing stages (205), said data packet (100) containing information, said method characterised by

generating an intermediate data packet (315) by adding a dummy header (305) and/or dummy tail (310) to said data packet (100);

associating (510) information reference (320; 325,330) to said <u>intermediate</u> data packet (315), said information reference (320; 325,330) comprising information relating to the length and position of the information <u>of said data packet (100)</u> contained in said intermediate data packet (315);

storing said information reference (320, 325, 330) in
additional register (230);

processing (520) said <u>intermediate</u> data packet (315) in a processing stage (205); and

if said processing (520) of said <u>intermediate</u> data packet (315) results in a change of the length or position of said information of said data packet (100) contained in said <u>intermediate</u> data packet (315), then altering (530) said information reference (320; 325,330) in order for said information reference (320; 325, 330) to reflect said change.

- 2. (cancelled)
  - (cancelled)
- 4. (currently amended) The method of claim 1, the method further comprising the steps of:

determining, upon the said intermediate data packet (315) exiting the last of said at least one processing stages, (540) whether any bits of said intermediate the data packet (315) are superfluous; and, if any bits of said intermediate the data packet (315) are superfluous, then

removing (545) said superfluous bits from said intermediate data packet (315).

5. (currently amended) The method of claim 1, the method further comprising the steps of:

removing, upon <u>said intermediate the</u> data packet (315) exiting the last of said at least one processing stages, at least one bit from <u>said intermediate the</u> data packet (315).

- 6. (currently amended) The method of claim 1, wherein said information reference (320) is included in additional information (225) associated with said <u>intermediate</u> data packet (315).
- 7. (currently amended) The method of claim 1, wherein prior to said step of processing (520) said <u>intermediate</u> data packet (315), said information reference (320) is stored in at least one register (230) accessible to the processing stage (205) performing said processing (520).
- 8. (currently amended) The method of claim 1, wherein said information reference comprises a length value (325) and an offset value (330), said length value (325) representing the length of the information contained in said <u>intermediate</u> data packet (315) and said offset value (330) indicating the position in said <u>intermediate</u> data packet (315) of the information contained in said data packet (315).
- 9. (currently amended) A processing means for pipelined processing of a data packet (100, 315), said processing means comprising at least one processing stage comprising a logic unit (210) and a register (220) for storing at least part of said data packet (100,315), said processing means being characterised in that

a receiver (705) is adapted to receive said data packet (100) and to generate an intermediate data packet (315) by adding a dummy header (305) and/or a dummy tail (310) to said data packet (100);

at least one register (230) for storing information reference (320) associated with said <u>intermediate</u> data packet (315) is accessible to said logic unit (210), said information reference (320) comprising information relating to the length and position of the information of the data packet (100) contained in said intermediate data packet (315); and

at least one of at said at least one logic units (210) is adapted to operate upon said information reference (320).

## 10. (cancelled)

- 11. (currently amended) The processing means of claim 109, wherein said means—receiver (715) for adding comprises a buffer (720) and a shifter (725).
- 12. (currently amended) The processing means of claim 9, the processing means further comprising means (730) for removing at least one bit from said <u>intermediate</u> data packet (315).

- 13. (previously presented) The processing means of claim 9, wherein means (730) for removing comprises a shifter (735) and a buffer (740).
- 14. (previously presented) The processing means of claim 11, wherein said shifter (725,735) is a barrel shifter.
- 15. (previously presented) The processing means (700) of claim 9, wherein said at least one register (230) for storing information reference (230) is located in said processing stage (205).
- 16. (previously presented) The processing means (700) of claim 9, wherein said at least one register (230) for storing information reference comprises one register (230) for storing a length value (325) and another register (230) for storing an offset value (330).
- 17. (original) An integrated circuit, characterised by a processing means (700) according to claim 9.
- 18. (original) A computer unit characterised by an integrated circuit according to claim 9.

19. (new) A pipelined processor for processing a data packet (100), comprising:

a register (100) for storing at least part of the data packet (100);

at least one additional register (230) for storing an information reference (320) for association with an intermediate data packet (315);

a logic unit (210) performing the steps of: receiving the data packet (100);

generating the intermediate data packet (315) by adding a dummy header (305) and/or dummy tail (310) to the data packet (100);

associating (510) information reference (320; 325,330) to the intermediate data packet (315), the information reference (320; 325,330) comprising information relating to the length and position of the information of the data packet (100) contained in the intermediate data packet (315);

storing the information reference (320, 325, 330) in the at least one additional register (230);

processing (520) the intermediate data packet (315) in a processing stage (205); and